

Customer No.: 31561
Docket No.: 13530-US-PA
Application No.: 10/711,473

REMARKS

Present Status of the Application

The Office Action rejected claims 1-18 and under 35 U.S.C. 103(a) as being unpatentable over Shih (US 2003/0230748) in view of Ikeda (U.S. 5,221,631) and further in view of Peng (US 2004/0219723).

No claim is amended. Claims 1-18 remain pending in the present application, and reconsideration of those claims is respectfully requested.

Discussion of Office Action Rejections

Applicants respectfully traverse the rejection of claims 1-18 under 103(a) as being unpatentable over Shih (US 2003/0230748) in view of Ikeda (U.S. 5,221,631) further in view of Peng (US 2004/0219723) because a prima facie case of obviousness has not been established by the Office Action.

To establish a prima facie case of obviousness under 35 U.S.C. 103(a), each of three requirements must be met. First, the reference or references, taken alone or combined, must teach or suggest each and every element in the claims. Second, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to combine the references in a manner resulting in the claimed invention. Third, a reasonable expectation of success must exist. Moreover, each of the three

Customer No.: 31561
Docket No.: 13530-US-PA
Application No.: 10/711,473

requirements must "be found in the prior art, and not be based on applicant's disclosure." See M.P.E.P. 2143, 8th ed., February 2003.

The present invention is in general related a low temperature polysilicon thin film transistor and a method of fabricating a lightly doped drain region as claims 1 and 12 recite:

Claim 1. The low temperature polysilicon thin film transistor, comprising:
a substrate;
a polysilicon layer, disposed over the substrate, the polysilicon layer comprising a lightly doped drain, a channel region inside the lightly doped drain region and a source/drain region outside the lightly doped drain region;
a gate insulation layer, disposed over the substrate covering the polysilicon layer;
a gate buffer layer, arranged over the gate insulation layer covering the channel region and the lightly doped drain;
a gate, disposed over the gate buffer layer covering the channel region, **and the gate buffer layer is disposed between the gate and the gate insulation layer;**
a dielectric layer, arranged over the gate insulation layer covering the gate;
a drain metal layer, disposed over the dielectric layer and through the dielectric layer and the gate insulation layer to electrically connect with the drain region; and
a source metal layer, disposed over the dielectric layer and through the dielectric layer and the gate insulation layer to electrically connect with the source region.

Claim 12. The method of fabricating a lightly doped drain region, comprising:
forming a polysilicon layer over a substrate;
forming a gate insulation layer over the polysilicon layer;
sequentially forming a gate buffer layer over the gate insulation layer and a gate over the gate buffer layer **so that the gate buffer layer is formed between the gate and the gate insulation layer**, wherein an edge portion of the gate buffer layer is exposed; and
performing a doping process to form a lightly doped drain region in the polysilicon layer underneath the exposed portion of the gate buffer layer.

Ikeda fails to teach or suggest that the gate buffer layer is disposed or formed between the gate and the gate isolation layer. The Office Action points out the Ikeda discloses a method of fabricating a thin film transistor having a silicon carbide buffer layer where in Fig. 1, buffer layer 4 is located between the gate insulating layer 3 and the gates source/drain labeled as 6, 7 and

Customer No.: 31561
Docket No.: 13530-US-PA
Application No.: 10/711,473

semiconductor layer 5. However, *the reference numbers 6, 7* in Ikeda's reference is *a source and a drain* of a thin film transistor *but not a gate*. The gate disclosed by Ikeda is labeled as 2 (Fig. 1) and described at col. 2, line 68. Thus, the buffer layer 4 disclosed by Ikeda is formed between the semiconductor layer 5 (or the source and drain 6, 7) and the gate insulating layer 3. Ikeda does not teach or suggest that *the gate buffer layer* is disposed or formed *between the gate and the gate insulation layer* as claims 1, 12 recite.

The office Action points out that Shih fails to disclose the gate buffer layer between the gate and the gate insulating layer. But Ikeda also fails to teach or suggest *the gate buffer layer that is disposed between the gate and the gate insulation layer* as claim 1 recites. Ikeda also fails to teach or suggest that the step of sequentially forming a gate buffer layer over the gate insulation layer and a gate over the gate buffer layer *so that the gate buffer layer is formed between the gate and the gate insulation layer* as claim 12 recites. Hence, Ikeda cannot cure the deficiencies of Shih.

For at least the foregoing reasons, Applicant respectfully submits that independent claims 1 and 12 patently define over the prior art references, and should be allowed. For at least the same reasons, dependent claims 2-11, 13-18 patently define over the prior art as well.


Customer No.: 31561
Docket No.: 13530-US-PA
Application No.: 10/711,473

CONCLUSION

For at least the foregoing reasons, it is believed that the pending claims 1-18 are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date: Nov. 8, 2005

Respectfully submitted,



Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office
7th Floor-1, No. 100
Roosevelt Road, Section 2
Taipei, 100
Taiwan
Tel: 011-886-2-2369-2800
Fax: 011-886-2-2369-7233
Email: belinda@jicpgroup.com.tw
Usa@jicpgroup.com.tw